彩之堂app下载

Chirped Microwave Signals Generation Using a Distributed Feedback Laser W...
Regulation of Hole Concentration and Mobility and First-Principle Analysi...
A Cost-Efficient High-Speed VLSI Architecture for Spiking Convolutional N...
Exciton emission dynamics in single InAs/GaAs quantum dots due to the exi...
Fabrication and thermoelectric properties of Si micro/nanobelts
Vertical Fibre Interfacing Interleaved Angled MMI for Thermal-Tuning-Free...
High Speed Waveguide Uni-Traveling Carrier InGaAs/InP Photodiodes Fabrica...
In-plane ferroelectricity in few-layered GeS and its van der Waals ferroe...
An improved graph cut algorithm in stereo matching
3D human pose estimation in motion based on multi-stage regression
官方微信
友情链接

4-Channel, 100 Gbps Inductorless Optical Receiver Analog Front-End in CMOS for Optical Interconnect

2021-10-08

 

Author(s): Zhou, GL (Zhou, Gaolei); Mao, XR (Mao, Xurui); Xie, S (Xie, Sheng); Cai, HC (Cai, Haocheng)

Source: IEEE ACCESS Volume: 9 Pages: 131780-131788 DOI: 10.1109/ACCESS.2021.3114499 Published: 2021

Abstract: In this paper, a 4-channel, 100 Gbps inductorless optical receiver analog front-end fabricated in a 55 nm bulk-CMOS technology is presented. Active feedback technique is widely adopted to improve the performance of the optical receiver without the area-occupied inductors. To alleviate the voltage headroom stress of the local feedback loop in traditional regulated cascode transimpedance amplifier, the common gate amplifier is inserted before the traditional common source feedback stage. And the cross-couple active feedback stage provides a negative signal path to extend the bandwidth of the local feedback loop. Multistage limiting amplifier with active negative and positive feedback stages are employed to extend bandwidth and acquire high gain simultaneously. The optical receiver was realized as 4-element arrays occupying the area of 800 mu m x 1800 mu m, whereas the core area of each channel is just 275 mu m x 650 mu m. The measured 3-dB bandwidth reaches 22.8 GHz, sufficient for 25-Gbps operation. For an input voltage of 2.5 mV(p-p), the optical receiver achieves a BER = 10(-12) at 25-Gbps PRBS7, and 310 mV differential output voltage is delivered. From the supply voltage of 1.2 V, the test chip consumes the power of 226 mW and exhibits the power efficiency of 2.3 mW/Gb/s, when 25-Gbps PRBS31 is supplied.

Accession Number: WOS:000701233100001

ISSN: 2169-3536

Full Text:



关于我们
下载视频观看
联系方式
通信地址

北京市海淀区清华东路甲35号(林大北路中段) 北京912信箱 (100083)

电话

010-82304210/010-82305052(传真)

E-mail

semi@semi.ac.cn

友情链接
版权所有 彩之"堂app下载

备案号:, 京公网安备110402500052